

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Re:

Inventor(s):

Clarence R. Ogilvie, Randall R. Pratt and Sebastian T. Ventrone

Title:

METHOD AND APPARATUS FOR MEMORY ALLOCATION

Serial No.:

10/605,591

Filed:

October 10, 2003

Transmitted herewith is:

<u>X</u> PTO Form 1449 and Information Disclosure Statement with twelve cited references.

<u>X</u> Return Postcards

| FEE CALCULATION           |                 |                            |                 |           |        |
|---------------------------|-----------------|----------------------------|-----------------|-----------|--------|
| Fee Items                 | Claims<br>Filed | Included With<br>Basic Fee | Extra<br>Claims | Fee Rate  | Total  |
| Total Claims              | N/A             | - 20 =                     | -0-             | X \$18.00 | \$0.00 |
| Independent Claims        | N/A             | - 3 =                      | -0-             | X \$84.00 | \$0.00 |
| Basic Filing Fee \$740.00 |                 |                            |                 |           | \$0.00 |
| TOTAL FEES                |                 |                            |                 |           | \$0.00 |

The Commissioner is hereby authorized to charge \$0.00 to Deposit Account No. 04-1696.

XXThe Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. <u>04-1696</u>. A duplicate copy of this transmittal is enclosed.

Please address all future correspondence to: XX

Brian M. Dugan Dugan & Dugan, PC 55 South Broadway Tarrytown, NY 10591

I hereby certify that this correspondence is being deposited with the United States Postal Service as express mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Express Mail Receipt No. \_EV403025387US

Date of Deposit

Respectfully submitted,

Brian M. Dugan Registration No. 41,720

(914) 332-9081



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s) : Clarence R. Ogilvie, Randall R. Pratt and

Sebastian T. Ventrone

Serial No. : 10/605,591

Filed: October 10, 2003

For : METHOD AND APPARATUS FOR MEMORY ALLOCATION

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

## INFORMATION DISCLOSURE STATEMENT

## Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97, applicants wish to call the attention of the Examiner to the following references:

- U.S. Patent No. 4,729,090, Baba
- U.S. Patent No. 5,218,680, Farrell et al.
- U.S. Patent No. 5,218,686, Thayer
- U.S. Patent No. 5,274,795, Vachon

Foreign Art Reference No. JP 61123969A (Japan)

Foreign Art Reference No. JP 60160459A (Japan)

Foreign Art Reference No. JP 61143863A (Japan)

United States Patent Application Pub. No.: US 2002/0129184 A1, Pub. Date: September 12, 2002.

K. Hwang, et al., "OMP: A RISC-based Multiprocessor using Orthogonal-Access Memories and Multiple Spanning Buses\*", Laboratory for Parallel and Distributed Computing, University of Southern California, Los Angeles, CA 90089 1990, pps. 7-22.

Ewert et al., "Optimizing Software Performance for IP Frame Reassembly in an Integrated Architecture", WOSP 2000, Ontario, Canada, pps. 29-37.

D.J. Schuelka, IBM Technical Bulletin, "Master/Slave Cascade Channel for Microprocessor DMA", IBM Corp. 1979, Vol. 22, No. 5, pps. 2041-2042.

IBM Technical Bulletin, "Multiword Direct Memory Access Integrated Drive Electronics Hogpen", Vol. 39, No. 04, April 1996, pps. 203-206.

These references are also listed on the accompanying Information Disclosure Statement (Form PTO-1449).

Consideration of the foregoing in relation to this patent application is respectfully requested.

Respectfully Submitted,

Brian M. Dugan, Esq. Registration No. 41,720

Dugan & Dugan, PC

Attorneys for Applicants

(914)332-9081

Dated:

Tarrytown, New York

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

D.J. Schuelka, IBM Technical Bulletin, "Master/Slave Cascade Channel for Microprocessor DMA", IBM Corp.

IBM Technical Bulletin, "Multiword Direct Memory Access Integrated Drive Electronics Hogpen", Vol. 39, No.

C:\WP51\FORMS\1449.PTO 1/94

Examiner

OT-4

OT-5

Express Mail Label No.: EV403025387US

2000, Ontario, Canada, pps. 29-37

04, April 1996, pps. 203-206

1979, Vol. 22, No. 5, pps. 2041-2042

Date Considered